

US005976920A

United States Patent [19]

Nakano et al.

[11] Patent Number:

5,976,920

[45] **Date of Patent:**

Nov. 2, 1999

[54] SINGLE LAYER INTEGRATED METAL PROCESS FOR HIGH ELECTRON MOBILITY TRANSISTOR (HEMT) AND PSEUDOMORPHIC HIGH ELECTRON MOBILITY TRANSISTOR (PHEMT)

[75] Inventors: Kenichi Nakano, Beavercreek;

Christopher A. Bozada, Dayton; Tony K. Quach, Kettering; Gregory C. DeSalvo, Beavercreek; G. David Via; Ross W. Dettmer, both of Dayton; Charles K. Havasy; James S. Sewell, both of Kettering; John L. Ebel, Beavercreek; James K. Gillespie,

Cedarville, all of Ohio

[73] Assignee: The United States of America as represented by the Secretary of the Air Force, Washington, D.C.

[21] Appl. No.: 08/684,761

[22] Filed: Jul. 22, 1996

[51] Int. Cl.⁶ H01L 21/338

[52] **U.S. Cl.** 438/172; 438/949; 438/423

[56] References Cited

U.S. PATENT DOCUMENTS

3,764,865	10/1973	Napoli et al	317/235
3,855,690	12/1974	Kim et al	29/571
3,861,024	1/1975	Napoli et al	29/579
3,943,622	3/1976	Kim et al	29/579
4,961,194	10/1990	Kuroda et al	357/22
5,352,909	10/1994	Hori .	

FOREIGN PATENT DOCUMENTS

7-312373 11/1995 Japan .

OTHER PUBLICATIONS

Etch Rates and Selectivities of Citric Acid/Hydrogen Peroxide on GaAs, $Al_{0.3}Ga_{0.7}As$, $In_{0.2}Ga_{0.8}As$, $In_{0.53}Ga_{0.47}As$, $In_{0.52}Al_{0.48}As$, and InP, authored by G.C. DeSalvo et al., p. 831 in the J. Electrochem. Soc., vol. 9, No. 3, Mar. 1992. Citric Acid Etching of $GaAs_{1-x}Sb_{x}$, $Al_{0.5}Ga_{0.5}Sb$, and InAs for Heterostructure Device Fabrication, authored by G.C. DeSalvo et al., p. 3526 in the J. Electrochem. Soc., vol. 141, No. 12, Dec. 1994.

High–Performance Self–Aligned p+/n GaAs Epitaxial JFET's Incorporating AlGaAs Etch–Stop Layer, authored by J.K. Abrokwah et al., p. 1529 in the IEEE Transactions on ELectron Devices, vol. 37, No. 6, Jun. 1990.

Making a High-Yield, 0.33 Micron, MBE-Based GaAs MMIC Production Process, authored by R.D. Remba et al., p. 90 in the proceedings of the 1994 U.S. Conference on GaAs Manufacturing Technology (MANTECH), May 1994. Simplified Ohmic and Schottky Contact Formation for Field Effect Transistors Using the Single Layer Integrated Metal Field Effect Transistor (SLIMFET) Process, authored by G.C. DeSalvo et al., p. 314 in the IEEE Transactions on Semiconductor Manufacturing, vol. 8, No. 3, Aug., 1995.

(List continued on next page.)

Primary Examiner—Richard Booth Attorney, Agent, or Firm—Gerald B. Hollins; Thomas L. Kundert

[57] ABSTRACT

A method for fabricating a periodic table group III–IV HEMT/pHEMT field-effect transistor device. The disclosed fabrication arrangement uses a single metalization for ohmic and Schottky barrier contacts, employs selective etching with a permanent etch stop layer, employs a non-alloyed ohmic contact semiconductor layer and includes a permanent non-photosensitive secondary mask element. The invention includes provisions for both an all optical lithographic process and a combined optical and electron beam lithographic process These concepts are combined to provide a field-effect transistor device of reduced fabrication cost, increased dimensional accuracy and state of the art electrical performance.

23 Claims, 8 Drawing Sheets

